Several factors such as process variation, noises, and delay defects can degrade the reliabilities of a circuit. Traditional methods add a pessimistic timing margin to resolve delay variation problems. In this paper, instead of sacrificing the performance, we propose a re-synthesis technique which adds redundant logics to protect the performance. Because nodes in the critical paths have zero slacks and are vulnerable to delay variation, we formulate the problem of tolerating delay variation to be the problem of increasing the slacks of nodes. Our re-synthesis technique can increase the slacks of all nodes or wires to be larger than a pre-determined value. Our experimental results show that additional area penalty is around 21% for 10% of delay variation tolerance.
INTRODUCTION
Due to the design trend of shrinking device geometries, lower power voltages, and higher frequencies, circuit performance is increasingly sensitive to factors such as process variation, noises, and delay defects [1] [2] . These factors can negatively affect the timing behavior of a circuit and therefore, can cause delay variation in a chip. To alleviate delay variation problems, designers often have to adopt the worst-case delay model or employ a timing margin to protect the performance from delay fluctuation. However, such conservatism is becoming unnecessary pessimism [4] [6] . It is reported in [3] that a fabricated ASIC may run up to 40% faster than predicted by the standard (worst-case) timing analysis. On the other hand, even if we can afford the over-design penalty, determining an appropriate worst corner is difficult due to multiple sources of delay variation and their complex influence on circuit performance. Moreover, adding timing margin may not be possible for a timing critical design. In this paper, instead of sacrificing the performance, we propose a novel way to trade area for delay variation tolerance.
In a circuit, some gates (wires) such as those along the critical paths are vulnerable to delay variation because any delay variation in those gates (wires) may adversely affect the whole circuit delay. The vulnerability can be best characterized by a gate's slack, the quantity that represents the affordable margin without violating the circuit's delay. The smaller the slack of a gate is, the more vulnerable the gate will be.
We say a circuit has d t delay tolerance if the delay of each gate (or wire) can increase d t without affecting the circuit's delay; in other words, the slack of each gate (or wire) is at least d t . Given a delay tolerance value d t and a circuit, our goal is to re-synthesize the circuit such that every gate (or wire) in the new circuit can tolerate at least delay variation d t . In Figure 1 , our technique builds a new structure consisting of a voting machine, the original circuit A 2 , and two additional auxiliary blocks A 1 and A 3 . Several properties of the new structure are briefly summarized as follows. First, the delays of auxiliary blocks, A 1 and A 3 , are always smaller than or equal to the delay of the original circuit A 2 . By introducing the area penalty of A 1 and A 3 , the whole circuit can tolerate at least a Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. pre-defined tolerance d t . Moreover, the pre-defined tolerance value determines the sizes of the auxiliary blocks that are generally much smaller than that of the original one.
When the delay tolerance is 10% (15%) of the original circuit's delay, our experimental results show that on the average, the new structure has 21% (41%) of area overhead. We also run another set of experiments by assuming the delay of each gate is given as a probability density function [5] . We estimate the statistical delay of a circuit by running 10,000 times of Monte-Carlo experiments. The results show that on the average, 68% of samples of a circuit can achieve some delay requirement. On the other hand, 87% of samples of the re-synthesized circuit can achieve the same delay requirement.
DELAY VARIATION TOLERANCE IN A TMR STRUCTURE
Many previous papers presented architectures for functional fault tolerance. However, to the best of our knowledge, there has been no research aiming for delay variation tolerance. Among the functional fault tolerance techniques, Triple Modular Redundancy (TMR) [7] , illustrated in Figure 2 , is a widely used scheme. In a TMR structure, a given circuit is replicated into three duplication blocks (A 1 , A 2 , A 3 ) whose outputs are connected to the inputs of a (majority) voting circuit. The use of the voting circuit allows a TMR to produce correct results as long as any two duplication blocks generate correct results. In a TMR, each wire or gate is redundant because removal of one wire or gate will not affect the circuit functionality.
Though a TMR structure is primarily used for functional tolerance, a TMR structure can also tolerate delay variation because each node in a TMR has an infinite slack. (We will explain the property of infinite slack later.) On the other hand, our objective of delay variation may cause 10% -20% more delay than the original circuit's delay. Therefore, the infinite slack for each gate in a TMR is over-protective. Besides, a TMR requires three times the area of the original circuit, making the scheme impractical for our objective.
Again, our objective is to re-synthesize a circuit so that the slack of each node is at least d t . Though a TMR structure is not practical for our objective, it does provide a good starting point for improving the slacks of nodes. To reduce the required area, we can remove redundant wires in a TMR structure. However, when a redundant wire is removed, some nodes' slacks are changed. The main idea of this paper is to remove redundant wires while keeping the slacks of all nodes to be equal to or greater than d t . Let us discuss some important properties in a TMR structure.
In a TMR, each component such as a wire, a gate, and a path has three replications. We say three replications of a component are isomorphic components. For example in Figure 3 Since a voting machine determines its output when two of its inputs have generated correct results, the final delay will be dominated by the second arriving signal. In other words, the final delay of a TMR for the same computations is not determined by the latest delay. The property of choosing the second arriving signal for a voting machine makes all three isomorphic paths not vulnerable individually to delay variation.
We define a path to be a strictly-false path if the path remains or becomes a false path for any increment on the path delay. In a TMR, if three isomorphic paths have the same delay
, all three paths are strictly-false paths because of choosing the second arriving signal. In fact, all the paths in a TMR are all strictly-false paths. Moreover, if all paths passing a node are all strictly-false, the node has an infinite slack. The reasons are explained in the following.
First, we would like to clarify the concept of a node's slack. We define the slack of a node to be the largest affordable margin that can be added to the node's delay without increasing the whole circuit delay. The exact slack is difficult to compute. However, we Voting machine can quickly estimate the value using the formulas of (1) the required time minus the arrival time of a node or (2) the circuit delay minus the delay of the longest path passing the node. The above computation for a node's slack is conservative or an upper bound because strictly-false paths should not be considered. We can obtain a more accurate estimation by the circuit delay minus the delay of the longest non-strictly-false path passing the node. Since all paths are strictly-false in a TMR, the slacks of all nodes in a TMR are infinite.
REMOVING WIRES IN A TMR WHILE MAINTAINING d t DELAY TOLERANCE
We now discuss the effect of wire removal on slack. Basically, removal of wires will cause some paths to change from strictly-false paths to true paths. Consider three isomorphic wires (w 1 , w 2 , w 3 ) in Figure 3 , where wire w i is along path p i . In a TMR, three isomorphic wires are redundant individually but removing one may cause other two irredundant. Suppose wire w 1 is removed and hence path p 1 ceases to exist. Because only two paths p 2 and p 3 are isomorphic and produce correct results, the voting machine will choose the latest arriving result of p 2 and p 3 , which implies paths p 2 and p 3 become true paths. Because paths p 2 and p 3 are no longer strictly-false paths, the slacks of nodes along p 2 and p 3 are no longer infinite.
For example, consider a TMR structure in Figure 4 . Assume a gate and the voting machine have the delay of 1. Consider the same example in Figure 5 . A TMR can be constructed by duplicating three copies of the original circuit. Since wire w n is a side-input to a d t -dominator, according to Theorem 2, we can remove wire w n . After removal, the resulting circuit is shown in Figure 6 . Figure 1 . The reasons are as follows. Note that removing a wire will shorten the delay of a path. In addition, a voting machine chooses the second arriving input. To reduce overall circuit's delay, it is desirable to reduce two duplication blocks' delays. Again, in Figure 5 one can find the original circuit totally has four side-input wires {w j , w n , w k , w s }. We remove two isomorphic wires to {w n , w k } in duplication block A 1 and two isomorphic wires to {w j , w s } in A 3 and the resulting circuit is shown in Figure 7 . Figure 7 , the output function of node j 1 in A 1 ' and the output function of node j in A 2 have the same functionality. We can share the output function of node j and node j 1 in Figure 8 . After sharing, the required time for node j does not change but the arrival time may increase due to the additional fanout from node j to node f 1 . We need to re-compute the slack of node j. If the slack of node j is equal to or greater than d t , we can perform the sharing; otherwise, the sharing is not allowed. Suppose all equivalent signals are allowed to share, the final circuit is shown in Figure 8 . Block A 1 ' Figure 8 become the two auxiliary blocks in our delay tolerance structure in Figure 1 .
SIGNAL SHARING OUTSIDE THE d t -CRITICAL REGIONS
Note that the delay of a re-synthesized circuit can be larger or smaller than that of the original one. The delay of a re-synthesized circuit may be larger because of the extra delay of a voting machine. On the other hand, because some critical paths may become false, the delay of a re-synthesized circuit may be smaller. For example in Figure 8 , all the bold paths in A 2 become false so they should not be considered in the final timing.
EXPERIMENTAL RESULTS
We have implemented our algorithm and experimented on a large set of MCNC and ISCAS benchmark circuits. For each circuit, we first use script.delay to minimize the delay of the circuit. Then, we use the delay tolerance value of 10% and 15% of the original circuit's delay to re-synthesize a circuit to two delay tolerance circuits. The experimental results are demonstrated in Table 1 . Note a circuit C and the two corresponding delay tolerance circuits may have different delays. To compare slacks fairly among three circuits, the required time for all three circuits is set to be the delay of the original circuit C.
In Table 1 , column one gives the name of an original circuit. Column two shows the area, column three shows the delay, and column four shows the average slack of gates in the original circuit. Column five to nine report the experimental results when d t is 10% of the original circuit's delay. Column five shows the area. Column six gives the area penalty in the re-synthesized circuit. Column seven presents the delay of the circuit. Column eight reports the number of gates with infinite slack. Column nine shows the average slack for those gates with finite slacks. On the average, we find that to have 10% of delay tolerance, the area overhead is about 21% while to have 15% of delay tolerance, the area overhead is about 41%. The delay of the re-synthesized circuit is about the same as that of the original circuit. In addition, for re-synthesis, all benchmark circuits can be finished within minutes of CPU time on Sun Blade 2000 workstation.
We have preformed another set of experiments assuming the delay of each gate is given as a probability density function similar to the way in [5] . We then run 10,000 times of the Monte-Carlo experiment. During the experiment, we can calculate the circuit's delay of each sample circuit and compare to a pre-defined delay requirement which is set to {1.1*the circuit's delay in column 3} for each benchmark circuit. We then count the number of samples whose calculated delays are less than the pre-defined delay requirement. The results are shown in column fifteen in Table 1 . When d t is 10% of the original circuit delay, column sixteen shows the number of samples whose delays are less than the delay requirement for a re-synthesized circuit. Take circuit S1488 as an example. Among 10,000 samples, 6,933 samples have delay less than 14.49(=1.1*13.17) while after re-synthesis, 9,990 samples have delay less than 14.49. On the average 68% of samples of original circuits can achieve the delay requirement. On the other hand, 87% of samples of re-synthesized circuits can achieve the same delay requirement. The experimental results show that on the average of 19% more circuit samples can achieve some delay requirements after our re-synthesis for delay tolerance.
CONCLUSION
We have presented a framework to re-synthesize a given circuit for d t delay tolerance. Our method adopts wire removal and signal sharing to reduce the area overhead in our delay tolerance structure. Our experimental results show that the area penalty is about 21% for 10% delay variation tolerance.
